

D2  
cancel

each level of partitioning. Other approaches to the partitioning process include min-cut, force-directed, simulated annealing, and spectral approaches. --

IN THE CLAIMS

Please cancel claims ~~1-14~~ and 18-21 without prejudice, and replace with claims 22-36 as shown below.

D3  
Cm1

<sup>1</sup>~~22~~. In the design of integrated circuits, a computer controlled method for placing cells in a placement area, comprising:

generating a netlist through a synthesis process;  
establishing a convergence criterion based upon a partition size;  
executing a cell separation process according to the netlist;  
changing the netlist in response to how the cells are placed;  
modifying the spacings of the cells responsive to changes made to the netlist;  
partitioning the cells into a plurality of partitions; and,  
determining whether the partitions meet said criterion for convergence.

<sup>1</sup>~~23~~. The method of claim <sup>1</sup>~~22~~, further comprising inputting HDL, user constraints, and technology data into the synthesis process for generating the netlist.

<sup>1</sup>~~24~~. The method of claim <sup>1</sup>~~22~~ wherein a change to the netlist includes sizing a gate up or down.

<sup>1</sup>~~25~~. The method of claim <sup>1</sup>~~22~~ wherein a change to the netlist includes adding or deleting one or more gates.

Serial No.: 08/886,625

Examiner: GARBOWSKI, L.

Art Unit: 2825

<sup>5</sup>  
~~26.~~ The method of claim ~~22~~<sup>1</sup> wherein the partition size is measured by the number of gates contained therein.

<sup>6</sup>  
~~27.~~ In the design of integrated circuits, a computer controlled method for placing cells in a placement area, comprising:

generating a netlist through a synthesis process;  
establishing a convergence criterion based upon a partition size;  
executing a cell separation process according to the netlist;  
changing the netlist;  
changing the size of said placement area;  
modifying the spacings of the cells responsive to changes made to the netlist;  
partitioning the cells into a plurality of partitions; and,  
determining whether the partitions meet said criterion for convergence.

<sup>7</sup>  
~~28.~~ The method of claim ~~27~~<sup>4</sup>, further comprising inputting HDL, user constraints, and technology data into the synthesis process for generating the netlist.

<sup>4</sup>  
~~29.~~ The method of claim ~~27~~<sup>4</sup> wherein a change to the netlist includes sizing a gate up or down.

<sup>9</sup>  
~~30.~~ The method of claim ~~27~~<sup>4</sup> wherein a change to the netlist includes adding or deleting one or more gates.

<sup>10</sup>  
~~31.~~ The method of claim ~~27~~<sup>4</sup> wherein the partition size is measured by the number of gates contained.

Serial No.: 08/886,625

Examiner: GARBOWSKI, L.  
Art Unit: 2825

<sup>11</sup>  
~~32~~. In the design of integrated circuits, a computer controlled method for placing cells in a placement area, comprising:

- generating a netlist through a synthesis process;
- establishing a convergence criterion based upon a partition size;
- executing a cell separation process according to the netlist;
- changing the netlist in response how the cells are placed;
- changing the size of said placement area;
- modifying the spacings of the cells responsive to changes made to the netlist;
- partitioning the cells into a plurality of partitions; and,
- determining whether the partitions meet said criterion for convergence.

<sup>12</sup>  
<sup>36</sup>  
E <sup>D3</sup> <sup>cmdd</sup> <sup>E</sup> ~~33~~. The method of claim <sup>22</sup><sup>11</sup>, further comprising inputting HDL, user constraints, and technology data into the synthesis process for generating the netlist.

<sup>13</sup>  
<sup>34</sup> E <sup>22</sup><sup>11</sup> ~~34~~. The method of claim <sup>22</sup><sup>11</sup> wherein a change to the netlist includes sizing a gate up or down.

<sup>14</sup>  
E <sup>22</sup><sup>11</sup> ~~35~~. The method of claim <sup>22</sup><sup>11</sup> wherein a change to the netlist includes adding or deleting one or more gates.

<sup>15</sup>  
E <sup>22</sup><sup>11</sup> ~~36~~. The method of claim <sup>22</sup><sup>11</sup> wherein the partition size is measured by the number of gates contained.